You are here:
Foswiki
>
Timing Web
>
TimingSystemDocumentation
>
TimingSystemDocuments
>
TimingSystemDocumentsPEXARIA5DB1
(05 May 2014,
DietrichBeck
)
Edit
Attach
PEXARIA5DB
The PEXIARA5DB is a mezzanine card for a PEXARIA5 carrier board. It exists in two variants.
PEXARIA5DB1, with IDC connector for LVDS signals
: schematics
PEXARIA5DB2, with MDHMR connector for LVDS signals
: schematics
modifikation.pdf
: hardware patch for PEXARIA5DBX add-on boards
--
DietrichBeck
- 05 May 2014
Attachments
1
Attachments
1
I
Attachment
Action
Size
Date
Who
Comment
pdf
modifikation.pdf
manage
174 K
08 Apr 2014 - 07:38
DietrichBeck
hardware patch for <nop>PEXARIA5DBX add-on boards
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r4
<
r3
<
r2
<
r1
|
B
acklinks
|
V
iew wiki text
|
Edit
w
iki text
|
M
ore topic actions
Topic revision: r4 - 05 May 2014,
DietrichBeck
Timing
Log In
Toolbox
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Accnomen
Applications
BunchBucket
FAIR
FESA
Frontend
Hardware
IC
IN
Machines
Main
Sandbox
Service
System
Timing
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Foswiki?
Send feedback