
PowerPC™ Microprocessor Family: The Programmer's Pocket Reference Guide




Introduction

This document provides an overview of the PowerPC™ registers, instructions, and exceptions for 32-bit implementations. A more detailed account of the following topics or the PowerPC architecture in general, may be obtained from the PowerPC Microprocessor Family: The Programming Environments User's Manual, referred to as The Programming Environments Manual (Motorola order number MPCFPE/AD and IBM order number MPRPPCFPE-02). For further information, refer to The PowerPC Architecture: A Specification for a New Family of RISC Processors which remains the defining document for the PowerPC architecture.

This document contains information on the following topics:

- PowerPC programming model–registers
- Memory management registers
- · Encodings for the branch options field
- MSR bit settings
- Floating-point exception mode bits
- State of MSR at power-up
- BAT register bit/field definitions and area lengths
- · Segment register bit definitions and instructions
 - PTE bit definitions
- · Exceptions and conditions
- · PowerPC instruction set



¹ These registers are in 32-bit implementations only.

These registers are optional in the PowerPC architecture.

Segment Register Bit Definition for Page Address Translation

| Bit(s) | Name | Description |
|--------|--------------|---------------------------------------|
| 0 | Τ | T = 0 selects this format |
| 1 | Ks | Supervisor-state protection key |
| 2 | | User-state protection key |
| 3 | Kp N | No-execute protection bit |
| 4-7 | _ | Reserved |
| 8-31 | VSID | Virtual segment ID |
| 0 | Dawletov Dit | Definitions for Direct Clare Comments |

| Segment | egittent register bit belintions for birect-store organization | | | | | |
|-----------|--|---|--|--|--|--|
| Bit(s) | Name | Description | | | | |
| 0 | Т | T = 1 selects this format. | | | | |
| 1 | Ks | Supervisor-state protection key | | | | |
| 2 | Кp | User-state protection key | | | | |
| 3-11 | BUID | Bus unit ID | | | | |
| 12-31 | _ | Device specific data for I/O controller | | | | |
| DTE D'4 D | | | | | | |

| Word | Bit(s) | Name | Description |
|------|--------|------|--|
| 0 | o i | V | Entry valid $(V = 1)$ or invalid $(V = 0)$ |
| | 1-24 | VSID | Virtual segment ID |
| | 25 | Н | Hash function identifier |
| | 26-31 | API | Abbreviated page index |
| 1 | 0-19 | RPN | Physical page number |
| | 20-22 | _ | Reserved |
| | 23 | R | Referenced bit |
| | 24 | С | Changed bit |
| | 25-28 | WIMG | Memory/cache control bits |
| | 29 | _ | Reserved |
| | 30-31 | PP | Page protection bits |

Reserved

Reserved

00E10-00FFF

01000-02FFF

| Exceptions a | nd Conditions | |
|------------------|---------------|--|
| Exception | Vector Offset | Causing Conditions |
| Туре | (hex) | |
| Reserved | 00000 | _ |
| System reset | 00100 | The causes of system reset exceptions are implementation-dependent. |
| Machine check | 00200 | The causes for machine check exceptions are implementation-dependent, but typically these causes are related to conditions such as bus parity errors or attempting to access an invalid physical address. |
| DSI | 00300 | A DSI exception occurs when a data memory access cannot be performed. |
| ISI | 00400 | An ISI exception occurs when an instruction fetch cannot be performed. |
| External interru | ot 00500 | An external interrupt is generated only when an external exception is pending (typically signaled by a signal defined by the implementation) and the interrupt is enabled (MSR[EE] = 1). |
| Alignment | 00600 | An alignment exception may occur when the processor cannot perform a memory access because of alignment or endian reasons. |
| Program | 00700 | A program exception is caused by conditions which correspond to bit settings in SRR1 and arise during execution of an instruction. |
| Floating-point | 00800 | A floating-point unavailable |
| unavailable | | exception is caused by an attempt to execute a floating-point instruction (including floating-point load, store, and move instructions) when the floating-point available bit is cleared, MSR[FP] = 0. |
| Decrementer | 00900 | The decrementer interrupt exception is taken if the interrupt is enabled and the exception is pending. The exception is created when the most significant bit changes from 0 to 1. If it is not enabled, the exception remains pending until it is taken. |
| Reserved | 00A00 | Reserved for implementation-specific exceptions. |
| Reserved | 00B00 | , man |
| System call | 00000 | A system call exception occurs when a System Call (sc) instruction is executed. |
| Trace | 00D00 | The trace exception is optional. It occurs if either the MSR[SE] = 1 and any instruction (except rfi) successfully completed or MSR[BE] = 1 and a branch instruction is completed. |
| Floating-point | 00E00 | The floating-point assist |
| assist | | exception is optional. This exception can be used to provide software assistance for infrequent and complex floating-point operations such as denormalization. |

Reserved for implementation-specific exceptions.

| Name (| , | 6 7 8 | 9 10 | | | | | | 262/2829 3 | 0 31 |
|---|--|---|-----------|---|---|--|-----|---------------------------------------|--|---|
| fnmsubs <i>x</i> { | 59 | D | | A | | В | | C | 30 | Ac |
| fresx 4 | 59 | D | | 0000 | | В | 0.0 | 0000 | 24 | Rc |
| frspx | 63 | D | | 0000 | | В | | | 2 | Rc |
| frsqrtex 4 | 63 | D | | 0000 | 0.0 | В | 00 | 0000 | 26 | Rc |
| fselx 4 | 63 | D | | A | | 8 | | С | 23 | Rc |
| fsqrtx 4 | 63 | D | | 0000 | ~ | В | 00 | 000 | 22 | Rc |
| fsqrtsx4 | 59 | D | | 0000 | 00 | В | 0.0 | 0000 | 22 | Rc |
| fsubx | 63 | D | | A | | В | 0.0 | 0000 | 20 | Rc |
| fsubsx | 59 | D | | Α | | В | 0.0 | 000 | 20 | Rc |
| icbi | 31 | 0000 | 00 | A | \neg | В | | 9 | 82 | 0 |
| isync | 19 | 000 | 00000 | | 00 | 00000 | | 1 | 50 | 0 |
| lbz | 34 | D | D | | | | | ď | | |
| lbzu | 35 | D | | A | | | | ď | | \neg |
| lbzux | 31 | D | | A | | В | | 1 | 19 | 0 |
| lbzx | 31 | D | _ | A | | В | | | 37 | 101 |
| Ifd | 50 | D | | Α. | | | | d | | |
| lfdu | 51 | D | _ | A | | | | d | | |
| lfdux | 31 | D | | A | \dashv | В | _ | | 31 | lo |
| lfdx | 31 | D | | - A | - | В В | | | 99 | - 0 |
| | | D | _ | ^ | | | _ | | | |
| lfs | 48 | D | | A | | | | d | | |
| Ifsu | | | | | | | _ | | | F . |
| lfsux | 31 | D | | A | | B | _ | | 67 35 | 0 |
| lfsx | 31 | D | | A | | В | _ | | 35 | 14 |
| lha | 42 | D | | A | | | | d | | |
| lhau | 43 | D | i | A | | | | d | | <i></i> _ |
| lhaux | 31 | D | | A | | В | _ | | 75 | 0 |
| lhax | 31 | D | | A | | В | | | 43 | 0] |
| lhbrx | 31 | D | | A | | В | | 7 | 90 | 0 |
| lhz | 40 | D | | A | | | | ď | | |
| lhzu | 41 | D | | A | | | | d | | |
| lhzux | 31 | D | _ | A | | В | Г | 3 | 11 | a |
| lhzx | 31 | D | | A | | В | | 2 | 79 | 0 |
| lmw 3 | 46 | D | | A | | | | d | | |
| Iswi ³ | 31 | D | | A | | NB | | 6 | 97 | 0 |
| Iswx ³ | 31 | Ď | | A | _ | В | - | 5 | 33 | 0 |
| Iwarx | 31 | D | | Α | | В | | | 20 | 4 |
| Iwbrx | 31 | D | | A | _ | В | | | 34 | 0 |
| lwz | 32 | D | | A | | | _ | d 334 | | |
| lwzu | 33 | D | | A | | | _ | d | | |
| | 31 | D | | A | | B 55 | | | - | |
| lwzux | 31 | D | | A | | В | - | | 23 | - 0 |
| lwzx | | | 100 | | 100 | | - | | 0 | 0 |
| merf | 19 | crfD | 00 | crfS | 00 | 00000 | | | 64 | 0 |
| merfs | 63 | crfD | σ0 | crfS | 00 | 00000 | | | | |
| mcrxr | 31 | crfD | 00 | 000 | | 00000 | L | | 12 | O |
| mfcr | 31 | D | | 000 | | 00000 | _ | | 19 | 0 |
| mffsx | 63 | D | | 000 | | 00000 | | | 83 | Rc |
| mfmsr ¹ | 31 | D | | 000 | | 00000 | | | 83 | 0 |
| mfspr ² | 31 | D | | | S | or | | 3 | 39 | O |
| mfsr ^{1,5} | 31 | D | | | R | 00000 | | | 95 | 0 |
| mfsrin ^{1,5} | | D | | 000 | 0.0 | В | _ | | 59 | 0 |
| | 31 | | | | | | | | | 0 |
| mftb | 31 | D | | | ti | | | 3 | 71 | |
| | | | _ | 0 | ti CF | х | | | 144 | 0 |
| mftb | 31 | D | D | 000 | CF | х | | 1 | | \rightarrow |
| mftb mtcrf | 31 31 | D | _ | | CF 00 | or ME | | 1 | 44 | 0 |
| mftb mtcrf mtfsb0x | 31 31 63 | D S crbl | D | 000 | CF 00 | 00000 | | 1 | 70 | 0 Rc |
| mftb mtcrf mtfsb0 <i>x</i> mtfsb1 <i>x</i> | 31 31 63 63 | S crbi | D | 000 | 00 00 | 00000 | | 7 | 70 38 | O Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix | 31 31 63 63 63 | D S crbi | D F | 000 000 M | 00 00 00 | 00000 00000 B | | 7 | 70 38 | O Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtmsr 1 | 31 31 63 63 63 63 63 | S crbi | D F | 000 000 M | 00 00 00 00 | B IMM 0 | | 1 | 70 38 711 34 | 0 Rc Rc Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtmsr 1 mtspr 2 | 31 31 63 63 63 63 63 31 | O criD S | 0 0 | 000 000 M 000 | 00 00 00 00 00 | B IMM 0 00000 pr | | 1 1 4 | 44 70 38 711 34 46 | O Rc Rc Rc O O |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtmsr 1 mtspr 2 mtsr 1,5 | 31 31 63 63 63 63 31 31 | D S crbi | 0 0 | 000 000 M 000 000 | 00 00 00 00 00 ssR | RM 0 00000 B IMM 0 00000 Drr 00000 | | 1 1 1 4 2 | 44 70 38 711 34 46 67 | O Rc Rc Rc O O O |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfx mtfsfix mtmsr 1 mtspr 2 mtsr 1,5 mtsrin 1,5 | 31 31 63 63 63 63 31 31 31 | D S Crbil Crbil Crbil S S S S S | 0 F | 000 000 M 000 000 | 00 00 00 00 00 ss | RM 0 00000 00000 B IMM 0 00000 pr 000000 B | | 1 1 1 4 2 | 44 70 38 111 34 46 46 210 | O Rc Rc Rc O O O O |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfx mtfsfix mtmsr 1 mtspr 2 mtsr 1.5 mtsrin 1.5 mulhwx | 31 31 63 63 63 63 31 31 31 31 | D S Crbl Crbl Crbl S S S S S D | F 00 | 000 000 M 000 000 000 A | CF 00 00 00 00 00 SR | RM 0 00000 00000 B IMM 0 00000 pr 000000 B | 0 | 1 1 1 4 2 | 44 70 38 711 34 46 67 210 242 75 | O Rc Rc Rc O O O O Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtfsfix mtmsr 1 mtspr 2 mtsr 1.5 mtsrin 1.5 mulhwx mulhwx | 31 31 63 63 63 63 31 31 31 31 | D S Cribil Crib Cribil Cribil Cribil Cribil Cribil Cribil Cribil Cribil Cribil | 0 F | 000 000 M 000 000 0 S 000 A | CF 00 00 00 00 sSR 00 | RM 0 00000 00000 B IMM 0 00000 pr 000000 B | 0 | 1 1 1 4 2 2 2 | 44 70 38 111 34 46 46 210 | O Rc Rc Rc O O O O |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtmsr 1 mtspr 2 mtsrin 1.5 mulhwx mulhwux mullii | 31 31 63 63 63 63 31 31 31 31 31 | D S crible crible crible s S S S D D D | 0 F | 000 000 M 000 000 0 S 000 A A | CF 00 00 00 00 00 s | B B B | 0 | 1 1 1 4 2 | 144 1770 1338 1711 134 146 167 1210 1242 175 | O Rc Rc Rc O O O Rc Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfx mtfsfr mtsp1,5 mtsri 1,5 muihwx mulhwux mulliux | 31 31 63 63 63 63 63 31 31 31 31 31 31 31 | D S Cribin Cribin Cribin S S S S D D D D | F | 000 000 M 000 000 0 S 000 A A | CF 00 00 00 00 SR 00 | B B B | - | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 144 170 138 111 134 146 167 110 1242 175 111 | O Rc Rc Rc O O O Fc Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtfsfix mtmr 1,5 mtsri 1,5 muihwx mulhwux mulliwx mulliwx nandx | 31 31 63 63 63 63 31 31 31 31 31 31 31 31 31 | S cribi | F | 000 M 000 000 000 A A A | CF | or | OE | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 144 170 138 111 134 146 167 110 1242 175 111 235 | O Rc Rc O O O Rc Rc Rc Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfx mtfsfr mtsp1,5 mtsri 1,5 muihwx mulhwux mulliux | 31 31 63 63 63 63 31 31 31 31 31 31 31 31 31 | D S Cribin Cribin Cribin S S S S D D D D | F | 000 000 M 000 000 A A A | CF | ST | 0 | 1 1 1 4 2 2 2 SIMM | 444 770 7838 7911 344 46 677 1910 295 111 235 176 | Rc Rc Rc O O O Rc Rc Rc Rc Rc Rc |
| mftb mtcrf mtfsb0x mtfsb1x mtfsfx mtfsfix mtfsfix mtmr 1,5 mtsri 1,5 muihwx mulhwux mulliwx mulliwx nandx | 31 31 63 63 63 63 31 31 31 31 31 31 31 31 31 31 | D S CritD CritD S S S S D D D S S S S S S S S S D D D S | F 00 | 000 000 M 000 000 A A A A | CF | ST | OE | 1 1 1 1 2 2 2 2 SIMM | 70 70 338 711 34 46 667 810 8242 75 11 235 676 | Rc Rc Rc O O O Rc |
| mitb mtcrf mtsb0x mtsb1x mtsst1x mtssfx mtfsfix mtmsr 1 mtspr 2 mtsr 1,5 mtsrin 1,5 mulhwx mulliwx mulliwx nandx negx | 31 31 63 63 63 63 31 31 31 31 31 31 31 31 31 31 31 | S S S S S D D D D S S D D | F 00 | 000 000 M 000 000 A A A | CF | ST | OE | 1 1 1 1 2 2 2 2 SIMM | 444 770 7838 7911 344 46 677 1910 295 111 235 176 | O Rc Rc Rc O O O Rc Rc Rc Rc Rc Rc |

Number POWERPE

Quick Reference Guide 32-Bit Implementations

| The control of the | Fig. CRA CRS CRS | Quick Reference Guide—32-Bit Implementations |
|--|--|---|
| CH4 | CR4 | |
| Name | | CR0 CR1 CR2 |
| VISID VISI | VISID VISI | FX REX VX OX UX ZX XX VXSWW VXS VXCIX Z Z Z Z |
| Controller-Specific Information Byte Count 0000000 HT/BBMASK 00 N 10 N | Controller-Specific Information Byte Count | 00000000000000000000000000000000000000 |
| Pyte Count | Prior Count | - S |
| HTMBMASK 000 HTMBMASK 000 | HTMBMASK 000 O0000000 O00000000 O00000000 | |
| HTABMASK 00 O O O O O O O O | HT/BHIASK 000 HT/BHIASK 000 00 | |
| FID FID | 00000000 HT/28MASK 000 000 000 000 000 000 000 000 000 0 | |
| HTMSMASK 000 NTMSMASK 000 | HTABMASK 000 HTAB | |
| HTABANASK 000 | HT/DBHASK 000 HT/DBHASK 000 HT/DBHASK 000 HT/DBHASK 000 HT/DBHASK 000 HT/DBHASK 000 | |
| FID FID | NAME | |
| RID RID | RID RID | HTABORG |
| RID RID | RID RID | |
| FID FID | Fig. 10 Fig. 12 Fig. 12 Fig. 12 Fig. 13 Fig. 14 Fig. 15 Fig. | |
| RID RAMBON RID R | RID RID | |
| TBU | TB(L) | E 00000000 |
| | TBU | |
| | | |
| 0000 NIMAG NIMAG | 0000 | Version |
| Date Winking f o per | Odd Odd | Id58 |
| DAS TERL) TBU TBU TBU H AN H | DAB TBUL | NARA |
| ТВЦ.) ТВÚ | TB(L) TB(L | |
| ТВU H API 000 R C WING 0 PP | 180 | |
| H API 000 R C WING 0 PP | SID | |
| R C WIMG 0 PP | 13 14 15 16 17 18 19 20 21 22 23 24 25 28 27 28 29 30 31 | |
| | 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 | HPN |

PowerPC Instruction List Sorted by Mnemonic
This table lists the instructions implemented in the PowerPC architecture in alphabetical order by mnemonic.

| Name | 0 | 6 7 8 | 9 10 | 11 12 13 14 15 | 16 17 18 19 20 | 21 22232425 | 26272829 3 | 0 31 |
|-----------------|----|-------|------|----------------|----------------|-------------|------------|------|
| addx | 31 | D | | Α | В | OE . | 266 | Rc |
| addcx | 31 | D | | Α | В | OE | 10 | Rc |
| addex | 31 | D | | A | В | OE . | 138 | Rc |
| addi | 14 | D | | A | | SIMM | - | |
| addic | 12 | D | | Α | | SIMM | | |
| addic. | 13 | D | | Α | | SIMM | | |
| addis | 15 | D | | A | | SIMM | | |
| addmex | 31 | D | | A | 00000 | 199 | 234 | Rc |
| addzex | 31 | D | | A | 00000 | OE | 202 | Rc |
| andx | 31 | s | | A | В | 2 | 8 | Rc |
| andcx | 31 | s | | Α | В | 6 | 0 | Rc |
| andi. | 28 | S | | A | | UIMM | | |
| andis. | 29 | s | | A | | UIMM | | |
| bx | 18 | | | | Ų | | 1 | A LK |
| bcx | 16 | ВО | | BI | Ü | BD | 1 | M LK |
| bcctrx | 19 | ВО | | BI | 00000 | 5: | 28 | LK |
| bclrx | 19 | BO | | Bl | 00000 | 1 | 6 | LK |
| cmp | 31 | crfD | ٥ | A | В | <u> </u> | 0 | 0 |
| cmpi | 11 | crfD | O. L | Α | | SIMM | | |
| cmpl | 31 | crfD | 0 L | A | В | 3 | 2 | 0 |
| cmpli | 10 | crfD | 0 L | A | | UIMM | | |
| entizw <i>x</i> | 31 | s | | A | 00000 | 2 | :6 | Rc |
| crand | 19 | crb(| , | crbA | crbB | 2: | 57 | 0 |
| crando | 19 | crbi |) | crbA | crbB | 1: | 29 | 0 |
| creqv | 19 | crbi | , | crbA | crbB | 2 | 89 | 0 |
| crnand | 19 | crb(| , | crbA | crbB | 2: | 25 | 0 |
| crnor | 19 | crbl |) | crbA | crbB | 3 | 13 | Q |
| cror | 19 | crbi |) | crbA | crbB | 4- | 49 | 0 |
| crorc | 19 | crbi |) | crbA | crbB | 4 | 17 | 0 |
| crxor | 19 | crbi |) | crbA | crbB | 1: | 93 | 0 |
| dcbf | 31 | 000 | 0.0 | A | В | ε | 16 | 0 |
| dcbi 1 | 31 | 000 | 00 | Α | В | 4 | 70 | 0 |
| dcbst | 31 | 000 | 0 0 | A | В | 5 | i4 | ā |
| debt | 31 | 000 | 00 | A | В | 2 | 78 | 0 |
| dcbtst | 31 | 000 | 00 | A | В | 2 | 46 | 0 |
| dcbz | 31 | 000 | 00 | Α | В | 10 | 14 | 0 |
| divwx | 31 | D | | A | В | OE | 491 | Rc |
| divwu <i>x</i> | 31 | D | | Α | В | OE . | 459 | Rc |
| eciwx | 31 | Ь | | A | В | 3 | 10 | 0 |
| ecowx | 31 | S | | A | В | 4 | 38 | 0 |
| eieio | 31 | 000 | 00 | 00000 | 00000 | 8 | 54 | 0 |
| eqvx | 31 | s | | A | В | 2 | 84 | Rc |
| extsbx | 31 | s | | A | 00000 | 9 | 54 | Rc |
| extsh <i>x</i> | 31 | s | | A | 00000 | 9 | 22 | Rc |
| fabsx | 63 | D | | 00000 | В | 2 | 64 | Rc |
| faddx | 63 | D | | A | В | 00000 | 21 | Rc |
| faddsx | 59 | D | | A | В | 00000 | 21 | Rc |
| fempo | 63 | crfD | 00 | A | В | L | 32 | 0 |
| fempu | 63 | crfD | 00 | A | В | | 0 | 0 |
| fctiwx | 63 | D | | 00000 | В | 1 | 14 | Rc |
| fctlwzx | 63 | D | | 00000 | В | | 5 | Rc |
| fdivx | 63 | D | | A | В | 00000 | 18 | Rc |
| fdivsx | 59 | D | | A | В | 00000 | 18 | Rc |
| fmaddx | 63 | D | _ | A | В | С | 29 | Rc |
| fmaddsx | 59 | | _ | Α | В | C | 29 | Rc |
| fmrx | 63 | D | | 00000 | В | | 2 | Rc |
| fmsubx | 63 | 0 | | A | В | c · | 28 | Rc |
| fmsubsx | 59 | D | | Ä | В | C | 28 | Rc |
| fmulx | 63 | D | | A | 00000 | C | 25 | Rc |
| fmulsx | | | | A | 00000 | c | 25 | Rc |
| fnabsx | 63 | _ D | | 00000 | В | | 36 | Rc |
| fnegx | 63 | D | | 00000 | В | | 10 | Rc |
| fnmaddx | | D | | A | В | С | 31 | Rc |
| fnmaddsx | 59 | B | | Ä | В | C | 31 | Rc |
| fnmsubx | | D | | | В | | 30 | Rc |
| musuux | | | | _ ^ | | | | |

| MSR Bi | t Settings (0 | Continued) |
|-----------|------------------|--|
| Bit(s) | Name | Description |
| 23 | FE1 | Floating-point exception mode 1 |
| 24 | _ | Reserved. Full function. |
| 25 | ΙP | Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, <i>nnnnn</i> is the offset of the exception. |
| | | 0 Exceptions are vectored to the physical address 0x000n_nnnn in 32-bit implementations and 0x000_0000_000n_nnnn in 64-bit implementations. |
| | | Exceptions are vectored to the physical address OXFFFn_nnn in 32-bit implementations and OXFFFF_FFFF_FFn_nnn in 64-bit implementations. |
| 26 | IR | Instruction address translation |
| | | Instruction address translation is disabled. |
| | | Instruction address translation is enabled. |
| 27 | DR | Data address translation |
| | | Data address translation is disabled. |
| | | Data address translation is enabled. |
| 28-29 | | Reserved. Full function. |
| 30 | RI | Recoverable exception (for system reset and machine check exceptions). |
| | | Exception is not recoverable. |
| | | Exception is recoverable. |
| 31 | LE | Little-endian mode enable |
| | | 0 The processor runs in big-endian mode. |
| | | The processor runs in little-endian mode. |
| Note: Ful | I function resen | ved hits are saved in SBB1 when an exception occurs; partial |

Note: Full function reserved bits are saved in SRR1 when an exception occurs; partial function reserved bits are not saved.

Floating-Point Exception Mode Bits

| FE0 | FE1 | Mode |
|-----|-----|---|
| 0 | 0 | Floating-point exceptions disabled |
| 0 | 1 | Floating-point imprecise nonrecoverable |
| 1 | 0 | Floating-point imprecise recoverable |
| 1 | 1 | Floating-point precise mode |

| M2H at | Power op | | | |
|--------|------------------------------|---|---|--|
| Name | Description | Bit(s) | Name | Description |
| | Unspecified ¹ | 22 | BE | 0 |
| POW | 0 ' | 23 | FE1 | 0 . |
| _ | Unspecified ¹ | 24 | - | Unspecified ¹ |
| ILE | 0 . | 25 | ΙP | 1 ² |
| EE | 0 | 26 | IR | 0 |
| PR | 0 | 27 | DR | 0 |
| FP | 0 | 28-29 | _ | Unspecified ¹ |
| ME | 0 | 30 | RI | 0 |
| FE0 | 0 | 31 | LE | 0 |
| SE | 0 | | | |
| | Name POW ILE EE PR FP ME FE0 | POW 0 Unspecified 1 ILE 0 EE 0 PR 0 FP 0 ME 0 FE0 0 | Name Description Bit(s) — Unspecified¹ 22 POW 0 23 — Unspecified¹ 24 ILE 0 25 EE 0 26 PR 0 27 FP 0 28-29 ME 0 30 FEO 0 31 | Name Description Bit(s) Name — Unspecified¹ 22 BE POW 0 23 FE1 — Unspecified¹ 24 — ILE 0 25 IP EE 0 26 IR PR 0 27 DR FP 0 28-29 — ME 0 30 RI FEO 0 31 LE |

BAT Registers

| Upper BAT | Register | |
|-----------|----------|---|
| Bit(s) | Name | Description |
| 0-14 | BEPI | Block effective page index |
| 15-18 | _ | Reserved |
| 19-29 | BL | Block length |
| 30 | Vs | Supervisor mode valid bit |
| 31 | Vp | User mode valid bit |
| Lower BAT | Register | |
| Bit(s) | Name | Description |
| 0-14 | BRPN | This field is used in conjunction with the BL field to generate high-order bits of the physical address of the block. |
| 15-24 | | Reserved |
| 25-28 | WIMG | Memory/cache access mode bits |
| | | W Write-through |
| | | I Caching-inhibited |
| | | M Memory coherence |
| | | G Guarded |
| 29 | _ | Reserved |
| 30-31 | PP | Protection bits for block |
| | | |

| BAT Area Lengi | ths | | | |
|-----------------|---------------|-----------------|---------------|--|
| BAT Area Length | BL Encoding | BAT Area Length | BL Encoding | |
| 128 Kbytes | 000 0000 0000 | 8 Mbytes | 000 0011 1111 | |
| 256 Kbytes | 000 0000 0001 | 16 Mbytes | 000 0111 1111 | |
| 512 Kbytes | 000 0000 0011 | 32 Mbytes | 000 1111 1111 | |
| 1 Mbyte | 000 0000 0111 | 64 Mbytes | 001 1111 1111 | |
| 2 Mbytes | 000 0000 1111 | 128 Mbytes | 011 1111 1111 | |
| 4 Mbytes | 000 0001 1111 | 256 Mbytes | 111 1111 1111 | |
| | | | | |

Notes:
1. Unspecified can be either 0 or 1
2. 1 is typical, but might be 0

| Name D | | | 11 12 13 14 15 | | 21 2 | | | |
|-----------------------|----|-------|----------------|--------------|------------|-------|-----|-----------|
| orcx | 31 | S | A | | | | | R |
| ort | 24 | s | A | UIMM | | | | |
| oris | 25 | S | A | UIMM | | | | |
| rti 1 | 19 | 00000 | 00000 | 00000 | 50 | | | ¢ |
| rlwimix | 20 | s | Α | SH | | МВ | ME | R |
| rlwinmx | 21 | s | A | SH | | мв | ME | R |
| rlwnmx | 23 | s | Α | В | | MB | ME | R |
| sc | 17 | 00000 | 00000 | 0000 | 000 | 00000 | 0.0 | 1 0 |
| slwx | 31 | S | A | В | 24 | | | A |
| srawx | 31 | S | Α | В | 792 | | | A |
| srawix | 31 | s | A | SH | 824 | | | Я |
| srwx | 31 | s | Α . | В | 536 | | | A |
| stb | 38 | s | Α | | d | | | |
| stbu | 39 | s | Α | | d | | | |
| stbux | 31 | s | Α | В | 247 | | | |
| stbx | 31 | s | A | В | 215 | | | 1 |
| stfd | 54 | s | A | - | | | | |
| stfdu | 55 | s | A | d | | | | |
| stfdux | 31 | S | A | В | 759 | | | |
| stfdx | 31 | 8 | | В | 759 | | | +; |
| stfiwx 4 | 31 | S | A | В | 983 | | | + |
| | 52 | S | | | | | | T. |
| stfs | | | | | d | | | |
| stfsu | 53 | S | A | | т | d 69 | _ | Т |
| stfsux | 31 | S | A | В | ↓ _ | | | |
| stfsx | 31 | s | Α | В | 663 | | | Ŀ |
| sth | 44 | S | A | | d | | | |
| sthbrx | 31 | s | Α | В | 918 | | | |
| sthu | 45 | s | A | | d | | | |
| sthux | 31 | S | A | В | 439 | | | |
| sthx | 31 | s | A | В | | 40 | 7 | 1 |
| stmw 3 | 47 | s | A | | d | | | |
| stswi 3 | 31 | s | A | NB | 725 | | 5 | 7 |
| stswx 3 | 31 | S | A | В | 661 | | | 1 |
| stw | 36 | s | A | | d d | | | |
| stwbrx | 31 | ŝ | Α | В | 662 | | T | |
| stwcx. | 31 | s | A | В | t | 15 | 0 | † |
| stwu | 37 | s | Α | | d | | | |
| stwux - | 31 | s | A | В | 183 | | | T |
| stwx | 31 | s | A | В | \vdash | 15 | | - |
| subfx | 31 | D | - A | В | OE | | 40 | F |
| subfcx | 31 | D | A | В | 6 | | 8 | F |
| subfex | 31 | D D | ^_ | В | | | 136 | F |
| subfic | 08 | D | A | | <u> </u> | SIMM | | 1, |
| subfinex | 31 | B | ^ | 00000 | OE | | 232 | F |
| | 31 | b | <u> </u> | 00000 | 읂. | | 200 | - - - |
| subfzex | 31 | | | 00000 | 뺻 | 59 | | _ |
| sync | | 00000 | 00000 | | - | | | - 1 |
| tibia 1,4 | 31 | 00000 | 00000 | 00000 | <u> </u> | 37 | | 1 |
| tible 1,4 | 31 | 00000 | 00000 | В | _ | 30 | | _ ! |
| lbsync ^{1,4} | 31 | 00000 | 00000 | 00000 | <u> </u> | 56 | | |
| tw | 31 | то | A | В | <u></u> | 4 | | |
| twi | 03 | то | A | SIMM | | | | |
| xorx | 31 | \$ | A | B 316 | | | | F |
| xori | 26 | S | Α | | UIMM | | | |
| . – | | 1 - | | | 10444 | | | |

s

Α

UIMM

27

xoris

Supervisor-level instruction
 Supervisor- and user-level instruction
 Load and store string or multiple instruction
 Optional instruction
 S2-bit instruction only

| Manager Manager and Davistons | | | | | | | | |
|---|---|---|--|--|--|--|--|--|
| | | nt Registers | | | | | | |
| Instruction | BAT Registe | rs Data BAT Registers | | | | | | |
| IBATQU | SPR 52 | DBATOU SPR 536 | | | | | | |
| IBATOL | SPR 52 | | | | | | | |
| IBAT1U | SPR 53 | 30 DBAT1U SPR 538 | | | | | | |
| IBAT1L | SPR 53 | | | | | | | |
| IBAT2U | SPR 53 | | | | | | | |
| IBAT2L | SPR 53 | | | | | | | |
| IBAT3U | SPR 5 | | | | | | | |
| IBAT3L | SPR 50 | | | | | | | |
| IBAISE | orn o | DBAIDE OF N 540 | | | | | | |
| | gs for the I | Branch Options Field | | | | | | |
| во | | Description | | | | | | |
| 0000y | Decrement the CTR, then branch if the decremented CTR ≠ 0 and the condition is FALSE. | | | | | | | |
| 0001 <i>y</i> | Decrement the CTR, then branch if the decremented CTR = 0 and the condition is FALSE. | | | | | | | |
| 001 <i>zy</i> | Branch if the condition is FALSE. | | | | | | | |
| 0100y | Decrement the CTR, then branch if the decremented CTR ≠ 0 and | | | | | | | |
| • | the condition is TRUE. | | | | | | | |
| 0101 <i>y</i> | Decrement the CTR, then branch if the decremented CTR = 0 and the condition is TRUE. | | | | | | | |
| 011 <i>zy</i> | Branch if the condition is TRUE. | | | | | | | |
| 1 <i>z</i> 00 <i>y</i> | | Decrement the CTR, then branch if the decremented CTR ≠ 0. | | | | | | |
| 1 <i>z</i> 01 <i>y</i> | | Decrement the CTR, then branch if the decremented CTR = 0. | | | | | | |
| 1 <i>z</i> 1 <i>zz</i> | | Branch always. | | | | | | |
| Notes: | | aaya. | | | | | | |
| The z | indicates a bit | that is ignored. The z bits should be cleared to zero, as they | | | | | | |
| may be assigned a meaning in some future version of the PowerPC architecture. The ybit provides a hint about whether a conditional branch is likely to be taken and is used by some PowerPC implementations to improve performance. Other implementations may ignore the ybit. | | | | | | | | |
| MSR Bit | Settings | . • | | | | | | |
| | Name | Description | | | | | | |
| Bit(s) | Name | Reserved. Full function.* | | | | | | |
| 0 1–4 | _ | Reserved. Partial function.* | | | | | | |
| | _ | Reserved, Full function. | | | | | | |
| 5–9 10–12 | | Reserved, Partial function. | | | | | | |
| 13 | POW | | | | | | | |
| 13 | POW | Power management enable O Power management disabled (normal operation | | | | | | |
| | | mode). | | | | | | |
| | | Power management enabled (reduced power mode). | | | | | | |
| Note: Powe | r managemen | t functions are implementation-dependent. If the function is | | | | | | |
| | ented, this bit i | s treated as reserved. | | | | | | |
| 14 | | Reserved—Implementation-specific | | | | | | |
| 15 | ILE | Exception little-endian mode. When an exception occurs, this bit is copied into MSR[LE] to select the | | | | | | |
| | | endian mode for the context established by the | | | | | | |
| | | exception. | | | | | | |
| 16 | EE | External interrupt enable | | | | | | |
| | | While the bit is cleared the processor delays | | | | | | |
| | | recognition of external interrupts and decrementer | | | | | | |
| | | exception conditions. | | | | | | |
| | | The processor is enabled to take an external | | | | | | |
| | - | interrupt or the decrementer exception. | | | | | | |
| 17 | PR | Privilege level | | | | | | |
| | | The processor can execute both user- and amondors level instructions | | | | | | |
| | | supervisor-level instructions. | | | | | | |
| | | The processor can only execute user-level instructions. | | | | | | |
| 18 | FP | Floating-point available | | | | | | |
| .0 | •• | The processor prevents dispatch of floating-point | | | | | | |
| | | instructions, including floating-point loads, stores, | | | | | | |
| | | and moves. | | | | | | |
| | | The processor can execute floating-point | | | | | | |
| | | instructions. | | | | | | |
| 19 | ME | Machine check enable | | | | | | |
| | | 0 Machine check exceptions are disabled. | | | | | | |
| | | Machine check exceptions are enabled. | | | | | | |
| 20 | FE0 | Floating-point exception mode 0 | | | | | | |
| 21 | SE | Single-step trace enable (Optional) | | | | | | |
| | | 0 The processor executes instructions normally. | | | | | | |
| | | The processor generates a single-step trace | | | | | | |
| | | exception upon the successful execution of the next | | | | | | |
| instruction. | | | | | | | | |
| Note: If the function is not implemented, this bit is treated as reserved. | | | | | | | | |
| 22 | BE | Branch trace enable (Optional) | | | | | | |
| | | The processor executes branch instructions pormally | | | | | | |
| | | normally. 1 The processor generates a branch trace exception | | | | | | |
| | | after completing the execution of a branch | | | | | | |
| | | instruction, regardless of whether or not the branch | | | | | | |
| | | was taken. | | | | | | |
| Note: If the | function is not | implemented, this bit is treated as reserved. | | | | | | |



C Motorola Inc., 1996. All rights reserved

Portions hereof international Business Machines Corporation, 1991–1996. All rights reserved.

Information in this document is provided solely to enable system and software implementers to use PowerPC microcossors. There are no express or implied copyright or patent licenses granted hereunder by Motorola or IBM to design, mostly the design of, or fathcate are circuits based on the information in this document.

The PowerPC 60x microprocessors embody the intellectual property of Motorola and of IBM. However, neither Motorola nor IBM assumes any responsibility or liability as to any aspects of the performance, operation, or other attributes of the microprocessor as marketed by the other party or by any third party. Nother Motorola nor IBM is to be considered an agent or representative of the other, and neither has assumed, created, or granted hereby any right or authority to the other, or to any third party, to assume or create any express or implied obligations on its behalf. Information such as errata sheets and data sheets, as well as sales terms and conditions such as prices, schedules, and support, for the product may vary as between parties selfing the product. Accordingly, customers wishing to learn more information about the products as marketed by a given party should contact that party.

Bolh Motorola and IBM reserve the right to modify this document and/or any of the products as described herein without further notice. NOTHING IN THIS DOCUMENT, NOR IN ANY OF THE ERRATA SHEETS, DATA SHEETS, AND OTHER SUPPORTING DOCUMENTATION, SHALL BE INTERPRETED AS THE CONVEYANCE BY MOTOROLA OR IBM OF AN EXPRESS WARRANTY OF ANY KIND OR IMPLIED WARRANTY, REPRESENTATION, OR GUARANTEE RECARDING THE MERCHANTABILITY OR FITNESS OF THE PRODUCTS FOR ANY PARTICULAR PURPOSE. Neither Motorola nor IBM assumes any liability or obligation for damages of any kind arising out of the application or use of these materials. Any warranty or other obligations as to the products described herein shall be undertaken solely by the marketling party to the customer, under a separate sale agreement between the marketling party and the customer. In the absence of such an agreement, no liability is assumed by Motoroia, IBM, or the marketling party to any damages, actual or otherwise.

"Typical" parameters can and do vary in different applications. All operaling parameters, including "Typicals," must be validated for each customer application by customer's technical experts. Neither Motorola nor IBM convey any license under their respective Intellectual property rights nor the rights of others. Neither Motorola nor IBM makes any claim, warranty, or representation, express or implied, that the products described in this document are designed, intended, or subnicrate for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or dealth may occur. Should customer purchase or use the products for any such unfinended or unauthorized application, customer shall indemnify and hold Motorola and IBM and their respective officers, employees, subsidiaries, affiliates, and distributions harmless against all claims, costs, damages, and expenses, and reasonable attorney's less arising out of, directly any claim of personal injury or dealth associated with such unintended or unauthorized use, even it such claim alleges that Motorola or IBM was negligent regarding the design or manufacture of the part.

Motorola and $\hat{\mathcal{M}}$ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM, the IBM logo, and IBM Microelectronics are trademarks of International Business Machines Corporation. The PowerPC name and the PowerPC logotype are trademarks of International Business Machines Corporation, used by Motorota under ticense from International Business Machines Corporation, International Business Machines Corporation is an Equal Opportunity/Affirmative Action Employer.

IBM.

International Business Machines Corporation: IBM Microelectronics Division, 1580 Route 52, Bldg. 504, Hopewell Junction, NY 12533-6531; Tel. (800) PowerPC

World Wide Web Address:

http://www.chips.ibm.com/products/ppc http://www.ibm.com



Motorola Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036; Tel: 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan; Tel.: 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong; Tel.: 852-26629298

MFAX: RMFAX0@email.sps.mot.com; TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

Technical Information: Motorola Inc. SPS Customer Support Center; (800) 521-6274.

Document Comments: FAX (512) 891-2638, Attn: RISC Applications Engineering.

World Wide Web Address: http://www.mot.com/powerpc/

SA14-2093-00

MPCPRGREF/D