


SA14-2093-00  
(IBM Order Number)

MPCPRGREF/D  
(Motorola Order Number)

# PowerPC™ Microprocessor Family: The Programmer's Pocket Reference Guide



**IBM.**

***PowerPC***



**MOTOROLA**

# Introduction

This document provides an overview of the PowerPC™ registers, instructions, and exceptions for 32-bit implementations. A more detailed account of the following topics or the PowerPC architecture in general, may be obtained from the *PowerPC Microprocessor Family: The Programming Environments User's Manual*, referred to as *The Programming Environments Manual* (Motorola order number MPCFPE/AD and IBM order number MPRPPCFPE-02). For further information, refer to *The PowerPC Architecture: A Specification for a New Family of RISC Processors* which remains the defining document for the PowerPC architecture.

This document contains information on the following topics:

- PowerPC programming model—registers
- Memory management registers
- Encodings for the branch options field
- MSR bit settings
- Floating-point exception mode bits
- State of MSR at power-up
- BAT register bit/field definitions and area lengths
- Segment register bit definitions and instructions
- PTE bit definitions
- Exceptions and conditions
- PowerPC instruction set

## SUPERVISOR MODEL

### Configuration Registers

#### Machine State Register

MSR

#### Processor Version Register

PVR SPR 287

### Memory Management Registers

#### Instruction BAT Registers

IBAT0U	SPR 528
IBAT0L	SPR 529
IBAT1U	SPR 530
IBAT1L	SPR 531
IBAT2U	SPR 532
IBAT2L	SPR 533
IBAT3U	SPR 534
IBAT3L	SPR 535

#### Data BAT Registers

DBAT0U	SPR 536
DBAT0L	SPR 537
DBAT1U	SPR 538
DBAT1L	SPR 539
DBAT2U	SPR 540
DBAT2L	SPR 541
DBAT3U	SPR 542
DBAT3L	SPR 543

#### Segment Registers<sup>1</sup>

SR0
SR1
...
SR15

#### SDR1 Register

SDR1 SPR 25

### Exception Handling Registers

#### Data Address Register

DAR SPR 19

#### DSISR Register

DSISR SPR 18

#### SPRG Registers

SPRG0	SPR 272
SPRG1	SPR 273
SPRG2	SPR 274
SPRG3	SPR 275

#### Save and Restore Registers

SRR0	SPR 26
SRR1	SPR 27

### Miscellaneous Registers

#### Time Base Facility (Write-Only)

TBL	SPR 284
TBU	SPR 285

#### Data Address Breakpoint Register<sup>2</sup>

DABR SPR 1013

#### External Address Register<sup>2</sup>

EAR SPR 282

#### Decrementer

DEC SPR 22

## USER MODEL

### General-Purpose Registers

GPR0
GPR1
...
GPR31

### Floating-Point Registers

FPR0
FPR1
...
FPR31

### Condition Register

CR

### Floating-Point Status and Control Register

FPSCR

### XER Register

XER SPR 1

### Link Register

LR SPR 8

### Count Register

CTR SPR 9

### Time Base Facility (Read-Only)

TBL	TBR 268
TBU	TBR 269

<sup>1</sup> These registers are in 32-bit implementations only.

<sup>2</sup> These registers are optional in the PowerPC architecture.

## Segment Register Bit Definition for Page Address Translation

Bit(s)	Name	Description
0	T	T = 0 selects this format
1	Ks	Supervisor-state protection key
2	Kp	User-state protection key
3	N	No-execute protection bit
4–7	—	Reserved
8–31	VSID	Virtual segment ID

## Segment Register Bit Definitions for Direct-Store Segments

Bit(s)	Name	Description
0	T	T = 1 selects this format.
1	Ks	Supervisor-state protection key
2	Kp	User-state protection key
3–11	BUID	Bus unit ID
12–31	—	Device specific data for I/O controller

## PTE Bit Definitions

Word	Bit(s)	Name	Description
0	0	V	Entry valid (V = 1) or invalid (V = 0)
	1–24	VSID	Virtual segment ID
	25	H	Hash function identifier
	26–31	API	Abbreviated page index
1	0–19	RPN	Physical page number
	20–22	—	Reserved
	23	R	Referenced bit
	24	C	Changed bit
	25–28	WIMG	Memory/cache control bits
	29	—	Reserved
	30–31	PP	Page protection bits

## Exceptions and Conditions

Exception Type	Vector Offset (hex)	Causing Conditions
Reserved	00000	—
System reset	00100	The causes of system reset exceptions are implementation-dependent.
Machine check	00200	The causes for machine check exceptions are implementation-dependent, but typically these causes are related to conditions such as bus parity errors or attempting to access an invalid physical address.
DSI	00300	A DSI exception occurs when a data memory access cannot be performed.
ISI	00400	An ISI exception occurs when an instruction fetch cannot be performed.
External interrupt	00500	An external interrupt is generated only when an external exception is pending (typically signaled by a signal defined by the implementation) and the interrupt is enabled (MSR[EE] = 1).
Alignment	00600	An alignment exception may occur when the processor cannot perform a memory access because of alignment or endian reasons.
Program	00700	A program exception is caused by conditions which correspond to bit settings in SRR1 and arise during execution of an instruction.
Floating-point unavailable	00800	A floating-point unavailable exception is caused by an attempt to execute a floating-point instruction (including floating-point load, store, and move instructions) when the floating-point available bit is cleared, MSR[FP] = 0.
Decrementer	00900	The decrementer interrupt exception is taken if the interrupt is enabled and the exception is pending. The exception is created when the most significant bit changes from 0 to 1. If it is not enabled, the exception remains pending until it is taken.
Reserved	00A00	Reserved for implementation-specific exceptions.
Reserved	00B00	—
System call	00C00	A system call exception occurs when a System Call (sc) instruction is executed.
Trace	00D00	The trace exception is optional. It occurs if either the MSR[SE] = 1 and any instruction (except rfi) successfully completed or MSR[BE] = 1 and a branch instruction is completed.
Floating-point assist	00E00	The floating-point assist exception is optional. This exception can be used to provide software assistance for infrequent and complex floating-point operations such as denormalization.
Reserved	00E10–00FFF	—
Reserved	01000–02FFF	Reserved for implementation-specific exceptions.

Name 0

6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

fnmsubx	59	D	A	B	C	30	Rc
fresx <sup>4</sup>	59	D	00000	B	00000	24	Rc
frspx	63	D	00000	B	12		Rc
frsqrtex <sup>4</sup>	63	D	00000	B	00000	26	Rc
fselx <sup>4</sup>	63	D	A	B	C	23	Rc
fsqrtx <sup>4</sup>	63	D	00000	B	00000	22	Rc
fsqrtsx <sup>4</sup>	59	D	00000	B	00000	22	Rc
fsubx	63	D	A	B	00000	20	Rc
fsubsx	59	D	A	B	00000	20	Rc
icbl	31	00000	A	B	982		0
isync	19	00000	00000	00000	150		0
lbz	34	D	A	d			
lbzu	35	D	A	d			
lbzux	31	D	A	B	119		0
lbzx	31	D	A	B	87		0
lfd	50	D	A	d			
lfdx	51	D	A	d			
lfdx	31	D	A	B	631		0
lfdx	31	D	A	B	599		0
lfs	48	D	A	d			
lfsu	49	D	A	d			
lfsux	31	D	A	B	567		0
lfsx	31	D	A	B	535		0
lha	42	D	A	d			
lhau	43	D	A	d			
lhaux	31	D	A	B	375		0
lhax	31	D	A	B	343		0
lhbrx	31	D	A	B	790		0
lhz	40	D	A	d			
lhzu	41	D	A	d			
lhzux	31	D	A	B	311		0
lhzx	31	D	A	B	279		0
lmw <sup>3</sup>	46	D	A	d			
lswi <sup>3</sup>	31	D	A	NB	597		0
lswx <sup>3</sup>	31	D	A	B	533		0
lwarx	31	D	A	B	20		0
lwbx	31	D	A	B	534		0
lwz	32	D	A	d			
lwzu	33	D	A	d			
lwzux	31	D	A	B	55		0
lwzx	31	D	A	B	23		0
merf	19	crID	00	crfS	00	00000	0
merfs	63	crID	00	crfS	00	00000	64
merxr	31	crID	00	00000	00000	512	0
mfer	31	D	00000	00000	19		0
mffsx	63	D	00000	00000	583		Rc
mfmsr <sup>1</sup>	31	D	00000	00000	83		Q
mfspr <sup>2</sup>	31	D		spr	339		0
mfsr <sup>1,5</sup>	31	D	0	SR	00000	595	0
mfsrin <sup>1,5</sup>	31	D	00000	B	659		0
mftb	31	D		lbr	371		0
mtcrf	31	S	0	CRM	0	144	0
mtfsb0x	63	crbD	00000	00000	70		Rc
mtfsb1x	63	crbD	00000	00000	38		Rc
mtfsfx	63	0	FM	0	B	711	Rc
mtfsfix	63	crID	00	00000	IMM	0	134
mtmsr <sup>1</sup>	31	S	00000	00000	146		0
mtspr <sup>2</sup>	31	S		spr	467		0
mtsr <sup>1,5</sup>	31	S	0	SR	00000	210	0
mtsrin <sup>1,5</sup>	31	S	00000	B	242		0
mulhw	31	D	A	B	0	75	Rc
mulhwu	31	D	A	B	0	11	Rc
mulli	7	D	A	SIMM			
mulw	31	D	A	B	OE	235	Rc
nandx	31	S	A	B		476	Rc
negx	31	D	A	00000	OE	104	Rc
norx	31	S	A	B		124	Rc
orx	31	S	A	B		444	Rc

# Quick Reference Guide

## 32-Bit Implementations

Reserved

Number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	Name
Notes:	<p>1. Refer to <i>The Programming Environments Manual</i> for additional SPR numbers.      2. Write-Only</p> <p>3. Refer to the section concerning the memory management registers for BMT register SPR numbers.      4. Read-Only</p>																																

**Notes:**

1. Refer to The Programming Environments Manual for additional SPR numbers.
2. Write-Only
3. Refer to the section concerning the memory management registers for BAT register SPR numbers.
4. Read-Only

# PowerPC Instruction List Sorted by Mnemonic

This table lists the instructions implemented in the PowerPC architecture in alphabetical order by mnemonic.

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
addx	31	D							A					B	OE				266								Rc
addcx	31	D							A					B	OE				10								Rc
addex	31	D							A					B	OE				138								Rc
addi	14	D							A										SIMM								
addic	12	D							A										SIMM								
addic.	13	D							A										SIMM								
addis	15	D							A										SIMM								
addmex	31	D							A					00000	OE				234								Rc
addzcx	31	D							A					00000	OE				202								Rc
andx	31	S							A					B					28								Rc
andcx	31	S							A					B					60								Rc
andi.	28	S							A										UIMM								
andis.	29	S							A										UIMM								
bx	18																		LI						AA		LK
bcx	16								BO					BI					BD						AA		LK
bcctrx	19								BO					BI				00000	528								LK
bclrx	19								BO					BI				00000	16								LK
cmp	31	crD							0	L				A				B	0								0
cmpl	11	crD							0	L				A					SIMM								
cmpl	31	crD							0	L				A				B	32								0
cmpll	10	crD							0	L				A					UIMM								
cntlzwx	31								S					A				00000	26								Rc
crand	19								crbD					crbA				crbB	257								0
crandc	19								crbD					crbA				crbB	129								0
creqv	19								crbD					crbA				crbB	289								0
crnand	19								crbD					crbA				crbB	225								0
crnor	19								crbD					crbA				crbB	33								0
cror	19								crbD					crbA				crbB	449								0
crorc	19								crbD					crbA				crbB	417								0
crxor	19								crbD					crbA				crbB	193								0
dcbf	31								00000					A				B	86								0
dcbl <sup>1</sup>	31								00000					A				B	470								0
dcbst	31								00000					A				B	54								0
dcbt	31								00000					A				B	278								0
dcbstst	31								00000					A				B	246								0
dcbz	31								00000					A				B	1014								0
divwx	31								D					A				B	OE								Rc
divwux	31								D					A				B	OE								Rc
eciwx	31								D					A				B									0
ecowx	31								S					A				B									0
elelo	31								00000					00000				00000	854								0
eqvx	31								S					A				B									Rc
extsbx	31								S					A				00000	954								Rc
extshx	31								S					A				00000	922								Rc
fabsx	63								D					00000				B									Rc
faddx	63								D					A				B	00000								Rc
faddsx	59								D					A				B	00000								Rc
fcmppo	63								crD					00				A	B								0
fcmphu	63								crD					00				A	B								0
ftlwx	63								D					00000				B									Rc
ftlwzx	63								D					00000				B									Rc
fdlvx	63								D					A				B	00000								Rc
fdlvsx	59								D					A				B	00000								Rc
fmaddx	63								D					A				B	C								Rc
fmaddsx	59								D					A				B	C								Rc
fmrx	63								D					00000				B									Rc
fmsubx	63								D					A				B	C								Rc
fmsubsx	59								D					A				B	C								Rc
fmulx	63								D					A				00000	C								Rc
fmulsx	59								D					A				00000	C								Rc
fnabsx	63								D					00000				B									Rc
fnegx	63								D					00000				B									Rc
fnmaddx	63								D					A				B	C								Rc
fnmaddsx	59								D					A				B	C								Rc
fnmsubx	63								D					A				B	C								Rc

## MSR Bit Settings (Continued)

Bit(s)	Name	Description
23	FE1	Floating-point exception mode 1
24	—	Reserved. Full function.
25	IP	Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, <i>nnnn</i> is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn in 32-bit implementations and 0x0000_0000_000n_nnnn in 64-bit implementations. 1 Exceptions are vectored to the physical address 0xFFFFn_nnnn in 32-bit implementations and 0xFFFF_FFFF_FFFn_nnnn in 64-bit implementations.
26	IR	Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled.
27	DR	Data address translation 0 Data address translation is disabled. 1 Data address translation is enabled.
28–29	—	Reserved. Full function.
30	RI	Recoverable exception (for system reset and machine check exceptions). 0 Exception is not recoverable. 1 Exception is recoverable.
31	LE	Little-endian mode enable 0 The processor runs in big-endian mode. 1 The processor runs in little-endian mode.

**Note:** Full function reserved bits are saved in SRR1 when an exception occurs; partial function reserved bits are not saved.

## Floating-Point Exception Mode Bits

FE0	FE1	Mode
0	0	Floating-point exceptions disabled
0	1	Floating-point imprecise nonrecoverable
1	0	Floating-point imprecise recoverable
1	1	Floating-point precise mode

## State of MSR at Power Up

Bit(s)	Name	Description	Bit(s)	Name	Description
0–12	—	Unspecified <sup>1</sup>	22	BE	0
13	POW	0	23	FE1	0
14	—	Unspecified <sup>1</sup>	24	—	Unspecified <sup>1</sup>
15	ILE	0	25	IP	1 <sup>2</sup>
16	EE	0	26	IR	0
17	PR	0	27	DR	0
18	FP	0	28–29	—	Unspecified <sup>1</sup>
19	ME	0	30	RI	0
20	FE0	0	31	LE	0
21	SE	0			

**Notes:**

1. Unspecified can be either 0 or 1

2. 1 is typical, but might be 0

## BAT Registers

### Upper BAT Register

Bit(s)	Name	Description
0–14	BEPI	Block effective page index
15–18	—	Reserved
19–29	BL	Block length
30	Vs	Supervisor mode valid bit
31	Vp	User mode valid bit

### Lower BAT Register

Bit(s)	Name	Description
0–14	BRPN	This field is used in conjunction with the BL field to generate high-order bits of the physical address of the block.
15–24	—	Reserved
25–28	WIMG	Memory/cache access mode bits W Write-through I Caching-inhibited M Memory coherence G Guarded
29	—	Reserved
30–31	PP	Protection bits for block

## BAT Area Lengths

BAT Area Length	BL Encoding	BAT Area Length	BL Encoding
128 Kbytes	000 0000 0000	8 Mbytes	000 0011 1111
256 Kbytes	000 0000 0001	16 Mbytes	000 0111 1111
512 Kbytes	000 0000 0011	32 Mbytes	000 1111 1111
1 Mbyte	000 0000 0111	64 Mbytes	001 1111 1111
2 Mbytes	000 0000 1111	128 Mbytes	011 1111 1111
4 Mbytes	000 0001 1111	256 Mbytes	111 1111 1111

Name 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

orcx	31	S	A	B	412	Rc
ori	24	S	A	UIMM		
oris	25	S	A	UIMM		
rli <sup>1</sup>	19	00000	00000	00000	50	0
rlwlmix	20	S	A	SH	MB	ME Rc
rlwinmx	21	S	A	SH	MB	ME Rc
rlwnmx	23	S	A	B	MB	ME Rc
sc	17	00000	00000	0000000000000000		1 0
slwx	31	S	A	B	24	Rc
srawx	31	S	A	B	792	Rc
srawlx	31	S	A	SH	824	Rc
srwx	31	S	A	B	536	Rc
stb	38	S	A	d		
stbu	39	S	A	d		
stbux	31	S	A	B	247	0
stbx	31	S	A	B	215	0
stfd	54	S	A	d		
stfdu	55	S	A	d		
stfdx	31	S	A	B	759	0
stfdx	31	S	A	B	727	0
stfiwx <sup>4</sup>	31	S	A	B	983	0
stfs	52	S	A	d		
stfsu	53	S	A	d		
stfsux	31	S	A	B	695	0
stfsx	31	S	A	B	663	0
sth	44	S	A	d		
sthbrx	31	S	A	B	916	0
sthu	45	S	A	d		
sthux	31	S	A	B	439	0
sthx	31	S	A	B	407	0
stmw <sup>3</sup>	47	S	A	d		
stswi <sup>3</sup>	31	S	A	NB	725	0
stswx <sup>3</sup>	31	S	A	B	661	0
stw	36	S	A	d		
stwbrx	31	S	A	B	662	0
stwcx.	31	S	A	B	150	1
stwu	37	S	A	d		
stwux	31	S	A	B	183	0
stwx	31	S	A	B	151	0
subfx	31	D	A	B	OE 40	Rc
subfcx	31	D	A	B	OE 8	Rc
subfex	31	D	A	B	OE 136	Rc
subflc	08	D	A	SIMM		
subfmex	31	D	A	00000	OE 232	Rc
subfzex	31	D	A	00000	OE 200	Rc
sync	31	00000	00000	00000	598	0
tibla <sup>1,4</sup>	31	00000	00000	00000	370	0
tible <sup>1,4</sup>	31	00000	00000	B	306	0
tlbsync <sup>1,4</sup>	31	00000	00000	00000	566	0
tw	31	TO	A	B	4	0
twi	03	TO	A	SIMM		
xorx	31	S	A	B	316	Rc
xori	26	S	A	UIMM		
xoris	27	S	A	UIMM		

<sup>1</sup> Supervisor-level instruction

<sup>2</sup> Supervisor- and user-level instruction

<sup>3</sup> Load and store string or multiple instruction

<sup>4</sup> Optional instruction

<sup>5</sup> 32-bit instruction only



## Memory Management Registers

### Instruction BAT Registers

IBAT0U	SPR 528
IBAT0L	SPR 529
IBAT1U	SPR 530
IBAT1L	SPR 531
IBAT2U	SPR 532
IBAT2L	SPR 533
IBAT3U	SPR 534
IBAT3L	SPR 535

### Data BAT Registers

DBAT0U	SPR 536
DBAT0L	SPR 537
DBAT1U	SPR 538
DBAT1L	SPR 539
DBAT2U	SPR 540
DBAT2L	SPR 541
DBAT3U	SPR 542
DBAT3L	SPR 543

## Encodings for the Branch Options Field

BO	Description
0000y	Decrement the CTR, then branch if the decremented CTR $\neq 0$ and the condition is FALSE.
0001y	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is FALSE.
001zy	Branch if the condition is FALSE.
0100y	Decrement the CTR, then branch if the decremented CTR $\neq 0$ and the condition is TRUE.
0101y	Decrement the CTR, then branch if the decremented CTR = 0 and the condition is TRUE.
011zy	Branch if the condition is TRUE.
1z00y	Decrement the CTR, then branch if the decremented CTR $\neq 0$ .
1z01y	Decrement the CTR, then branch if the decremented CTR = 0.
1z1zz	Branch always.

### Notes:

The z indicates a bit that is ignored. The z bits should be cleared to zero, as they may be assigned a meaning in some future version of the PowerPC architecture. The y bit provides a hint about whether a conditional branch is likely to be taken and is used by some PowerPC implementations to improve performance. Other implementations may ignore the y bit.

## MSR Bit Settings

Bit(s)	Name	Description
0	—	Reserved. Full function.*
1–4	—	Reserved. Partial function.*
5–9	—	Reserved. Full function.
10–12	—	Reserved. Partial function.
13	POW	Power management enable <ul style="list-style-type: none"> <li>0 Power management disabled (normal operation mode).</li> <li>1 Power management enabled (reduced power mode).</li> </ul>
Note: Power management functions are implementation-dependent. If the function is not implemented, this bit is treated as reserved.		
14	—	Reserved—Implementation-specific
15	ILE	Exception little-endian mode. When an exception occurs, this bit is copied into MSR[LE] to select the endian mode for the context established by the exception.
16	EE	External interrupt enable <ul style="list-style-type: none"> <li>0 While the bit is cleared the processor delays recognition of external interrupts and decrements exception conditions.</li> <li>1 The processor is enabled to take an external interrupt or the decrementer exception.</li> </ul>
17	PR	Privilege level <ul style="list-style-type: none"> <li>0 The processor can execute both user- and supervisor-level instructions.</li> <li>1 The processor can only execute user-level instructions.</li> </ul>
18	FP	Floating-point available <ul style="list-style-type: none"> <li>0 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves.</li> <li>1 The processor can execute floating-point instructions.</li> </ul>
19	ME	Machine check enable <ul style="list-style-type: none"> <li>0 Machine check exceptions are disabled.</li> <li>1 Machine check exceptions are enabled.</li> </ul>
20	FE0	Floating-point exception mode 0
21	SE	Single-step trace enable (Optional) <ul style="list-style-type: none"> <li>0 The processor executes instructions normally.</li> <li>1 The processor generates a single-step trace exception upon the successful execution of the next instruction.</li> </ul>
Note: If the function is not implemented, this bit is treated as reserved.		
22	BE	Branch trace enable (Optional) <ul style="list-style-type: none"> <li>0 The processor executes branch instructions normally.</li> <li>1 The processor generates a branch trace exception after completing the execution of a branch instruction, regardless of whether or not the branch was taken.</li> </ul>

Note: If the function is not implemented, this bit is treated as reserved.

Note: If the function is not implemented, this bit is treated as reserved.

# PowerPC™

© Motorola Inc., 1996. All rights reserved.

Portions hereof © International Business Machines Corporation, 1991-1996. All rights reserved.

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright or patent licenses granted hereunder by Motorola or IBM to design, modify the design of, or fabricate circuits based on the information in this document.

The PowerPC 60x microprocessors embody the intellectual property of Motorola and of IBM. However, neither Motorola nor IBM assumes any responsibility or liability as to any aspects of the performance, operation, or other attributes of the microprocessor as marketed by the other party or by any third party. Neither Motorola nor IBM is to be considered an agent or representative of the other, and neither has assumed, created, or granted hereby any right or authority to the other, or to any third party, to assume or create any express or implied obligations on its behalf. Information such as errata sheets and data sheets, as well as sales terms and conditions such as prices, schedules, and support, for the product may vary as between parties selling the product. Accordingly, customers wishing to learn more information about the products as marketed by a given party should contact that party.

Both Motorola and IBM reserve the right to modify this document and/or any of the products as described herein without further notice. **NOTHING IN THIS DOCUMENT, NOR IN ANY OF THE ERRATA SHEETS, DATA SHEETS, AND OTHER SUPPORTING DOCUMENTATION, SHALL BE INTERPRETED AS THE CONVEYANCE BY MOTOROLA OR IBM OF AN EXPRESS WARRANTY OF ANY KIND OR IMPLIED WARRANTY, REPRESENTATION, OR GUARANTEE REGARDING THE MERCHANTABILITY OR FITNESS OF THE PRODUCTS FOR ANY PARTICULAR PURPOSE.** Neither Motorola nor IBM assumes any liability or obligation for damages of any kind arising out of the application or use of these materials. Any warranty or other obligations as to the products described herein shall be undertaken solely by the marketing party to the customer, under a separate sale agreement between the marketing party and the customer. In the absence of such an agreement, no liability is assumed by Motorola, IBM, or the marketing party for any damages, actual or otherwise.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals," must be validated for each customer application by customer's technical experts. Neither Motorola nor IBM convey any license under their respective intellectual property rights nor the rights of others. Neither Motorola nor IBM makes any claim, warranty, or representation, express or implied, that the products described in this document are designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death may occur. Should customer purchase or use the products for any such unintended or unauthorized application, customer shall indemnify and hold Motorola and IBM and their respective officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney's fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola or IBM was negligent regarding the design or manufacture of the part.

Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM, the IBM logo, and IBM Microelectronics are trademarks of International Business Machines Corporation. The PowerPC name and the PowerPC logotype are trademarks of International Business Machines Corporation, used by Motorola under license from International Business Machines Corporation. International Business Machines Corporation is an Equal Opportunity/Affirmative Action Employer.



**International Business Machines Corporation:**  
IBM Microelectronics Division, 1580 Route 52,  
Bldg. 504, Hopewell Junction, NY 12533-6531;  
Tel. (800) PowerPC

**World Wide Web Address:**  
<http://www.chips.ibm.com/products/ppc>  
<http://www.ibm.com>



## MOTOROLA

**Motorola Literature Distribution Centers:**  
**USA/EUROPE:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036;  
Tel.: 1-800-441-2447

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC,  
Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center,  
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan;  
Tel.: 03-3521-8315

**HONG KONG:** Motorola Semiconductors H.K. Ltd.;  
8B Tai Ping Industrial Park, 51 Ting Kok Road,  
Tai Po, N.T., Hong Kong; Tel.: 852-26629298

**MFAX:** RMFAX0@email.sps.mot.com;  
**TOUCHTONE** (602) 244-6609  
**INTERNET:** <http://Design-NET.com>

**Technical Information:**  
Motorola Inc. SPS Customer Support Center;  
(800) 521-6274.

**Document Comments:** FAX (512) 891-2638,  
Attn: RISC Applications Engineering.

**World Wide Web Address:**  
<http://www.mot.com/powerpc/>

