Detailed topic list for Timing Web
Results from Timing web retrieved at 22:25 (GMT)
Bel_Project_Building
BEL projects building HOW TO THIS HOWTO IS DEPRECATED Prerequistes The following packages are required to build BEL projects: $ sudo apt get install build esse...
r6 - 19 Jun 2019 - 13:30 by DietrichBeck
DBBasedAnalysisOfTimingMessages
Main.MathiasKreider 01 Dec 2021 Using snoop outputs for analysis of what's going on in the accelerator Purpose * One Thing * Lorem ipsum ... ...
NEW - 02 Dec 2021 - 09:33 by MathiasKreider
EXPLODER5A
Figure 1: A complete exploder5a module (top view). Main.AlexanderHahn 15 Jul 2015
r2 - 23 Feb 2016 - 15:03 by DietrichBeck
ExcessivePtpAndLldpTraffic
WR PTP synchronization of WRS under excessive PTP and LLDP traffic 1. Introduction The White Rabbit (WR) technique is specially developed to provide sub nanose...
NEW - 27 May 2022 - 13:34 by EnkhboldOchirsuren
FirmwareID
Main.MathiasKreider 07 May 2015 Getting Information about the Firmware on a device Firmware IDs The eb info tool was used to read out the build id ROM, providin...
r3 - 11 May 2015 - 09:06 by MathiasKreider
FlashingWithEthernetBlaster
How To: Configuring and using Altera Ethernet Blaster to flash DM PRO * Download current gateware archive, unpack * Copy jic file to tmp directory on tsl021...
r2 - 22 Jan 2021 - 09:50 by MathiasKreider
GHDLVHPI
GHDL coupling to C via VHPI Motivation It is often useful to call into c libraries from within a VHDL simulation/testbench * because VHDL standard library is ...
r2 - 20 Oct 2022 - 09:04 by MichaelReese
GSITimingTeam
FAIR Timing/GSI Timing Team Core members of the GSI Timing Team are: T.Fleck C.Prados S.Rauch M.Kreider Further leading actors within the GSI controls group are U...
r3 - 05 Mar 2009 - 07:55 by TiborFleck
HdlmakeUbuntuInstall
hdlmake auf ein Ubuntu System installieren (Deprecated) THIS HOWTO IS DEPRECATED hdlmake ist ein Präprozessor um VHDL include files und VHDL source files in die...
r4 - 19 Jun 2019 - 13:41 by DietrichBeck
Members
GSI Timing Team Core members of the GSI Timing Team are: F. Ameil (associated): work package lead (FAIR) D. Beck: operation, tools and docs, legacy stuff for UNIL...
r37 - 24 Jan 2021 - 15:58 by DietrichBeck
MonitorLocalSystemTimeOfWRSviaSNMP
Monitor local system time of a WRS via SNMP 1. Introduction WRS synchronises its local time with an external NTP server, if one is specified in CONFIG_NTP_SERVER...
NEW - 24 Sep 2021 - 11:09 by EnkhboldOchirsuren
NetworkTopologyInterfaces
* chap2.pdf: Chapter2 Topology Main.CesarPrados 03 Mar 2009
r2 - 04 Mar 2009 - 13:52 by TiborFleck
PortMirroringWRS
Use port mirroring on a WR switch (WRS) 1. Introduction Although port mirroring is supported by WRSs a corresponding command option is not documented in the user...
ProgramPexaria5
Programmieren einer Pexaria 5 THIS HOWTO IS DEPRECATED Voraussetzungen : * USB Blaster * Promo 5 * 12 V Netzteil * Pexaria 5 * Quartus II Subscri...
r5 - 19 Jun 2019 - 13:35 by DietrichBeck
Quartus16InstallMint191
Installing Quartus 18.1 on Linux Mint 19.2 Introduction Below steps are described to solve some trouble during and after installation of Quartus Prime Standard ...
r6 - 01 Nov 2019 - 10:06 by MartinSkorsky
QuartusInstallUbuntu1404
Installing Quartus under Ubuntu 14.04 (and possibly others) THIS HOWTO IS DEPRECATED Introduction This page contains a few notes on installing Altera's Quartu...
r3 - 19 Jun 2019 - 14:04 by DietrichBeck
QuartusUbuntuInstallieren
Installieren Quartus II auf ein Ubuntu System: THIS HOWTO IS DEPRECATED * Download Quartus von https://www.altera.com/download/sw/dnl sw index.jsp * Quart...
r5 - 19 Jun 2019 - 13:38 by DietrichBeck
RunOrdinaryBoundaryClocksUsingLinuxptp
Run the ordinary and boundary clocks using linuxptp The linuxptp package is a PTPv2 implementation according to the IEEE 1588 standard for Linux. It includes the ...
Saftlib2MigrationGuide
Main.MichaelReese 07 Feb 2019 In response to user requests for lower latency communication and fewer library dependencies in saftlib, API breaking changes are int...
r30 - 12 Nov 2019 - 08:42 by MichaelReese
SaftlibEtherboneLm32LatencyMeasurement
MSI/IRQ Latency Measurements with LM32, Etherbone and Saftlib In autumn 2017, the latency of Message Signalled Interrupts (MSI) has been measured involving differ...
r5 - 30 Nov 2017 - 14:24 by MichaelReese
SnoopAnalysisBoosterTest1
Booster Test November 2021 Introduction The so called 'Booster Mode' shall be used to accumulate beam from multiple SIS18 injections into SIS100 at a rate of abo...
r10 - 22 Dec 2021 - 09:26 by DietrichBeck
SynchronizeNonWrDevices
Synchronize the clock of non WR devices in the WR network 1. Introduction This document presents specific configurations of White Rabbit (WR) switches, which are...
NEW - 02 Jun 2022 - 13:22 by EnkhboldOchirsuren
TestIeee1588NetworkAdapters
Test the interoperability of the IEEE 1588 capable network adapters with the White Rabbit switches Introduction This report presents the interoperability between...
TimingSystemAMCTestingAndCommissioning
AMC Testing and Commissioning Guide Required components for each uTCA device * SFP (green/purple) * LC cable and a white rabbit switch (Recommended: RUN...
r27 - 12 Dec 2019 - 12:34 by AlexanderHahn
TimingSystemAcronyms
Acronyms These acronyms are focused on the timing system, but may contain other acronyms of the accelerator complex as well. Unclear Acronyms acronyms to be clar...
r9 - 19 Sep 2016 - 15:45 by MichaelReese
TimingSystemBallonRelease
Balloon Release (OUTDATED) The Balloon Release is NOT COMPATIBLE with the snapshot "January 2016" or previous releases or snapshots. If you want to test or integr...
r26 - 20 Aug 2019 - 07:27 by DietrichBeck
TimingSystemBuTiSReceiver
BuTiS Receiver Station The BuTiS receiver station are maintained by the RF group, contact persons are P. Moritz or B. Zipfel. Setup Figure 1: BuTiS receiver sta...
r9 - 15 Jul 2014 - 11:12 by DietrichBeck
TimingSystemButisInterface
White Rabbit, BuTiS, Clocks and Time Introduction Two systems exist for distribution of time stamps and clocks: 1. The General Machine Timing System provides ...
r29 - 19 Nov 2020 - 12:41 by DietrichBeck
TimingSystemCherryRelease
Cherry Release V4 (OUTDATED) The Cherry Release is partly compatible with the the Balloon release. * ECA et al should be compatible * But ... * there ...
r9 - 20 Aug 2019 - 07:28 by DietrichBeck
TimingSystemClockMaster
Clock Master Production This page documents the configuration of the Clock Master. Please note the corresponding How To. Introduction The Clock Master is the sou...
r29 - 29 Oct 2019 - 11:26 by DietrichBeck
TimingSystemClockMasterOther
Clock Master Other This page documents the configuration of the Clock Master for the other White Rabbit networks (not 'Production'). Introduction The Clock Mast...
r3 - 29 Oct 2019 - 15:15 by DietrichBeck
TimingSystemContext
The Timing System and its Context in the Accelerator Control System What is described here has been compiled from the Common Specifications for the Accelerator Co...
r16 - 28 Jan 2019 - 12:45 by DietrichBeck
TimingSystemDBusInfo
Main.MichaelReese 30 Sep 2016 Saftlib is constructed around the DBus IPC system. In order to maintain and develop the library, a fairly good understanding of the ...
r16 - 15 Sep 2017 - 09:10 by MichaelReese
TimingSystemDMUniPZ
Gateway Data Master UNILAC PZ (dm unipz) Introduction "dm unipz" is the interface between the White Rabbit based Data Master und the MIL based UNILAC 'Pulszentr...
r10 - 31 Jan 2022 - 19:34 by DietrichBeck
TimingSystemDataMaster
Data Master Manuals DM Technote: DM Manual. A DM Firmware and API Documentation. WIP, about 80% complete. Still trying to keep up with all the implemented feature...
r50 - 16 Apr 2024 - 13:50 by MartinSkorsky
TimingSystemDataMasterTestSystem
Documentation Data Master Test System Hardware SuperMicro fel0069 The data master for the test system is hosted on SuperMicro fel0069 with two PEXARIA5d (fel006...
r14 - 09 Jan 2024 - 11:40 by MartinSkorsky
TimingSystemDataMasterTestsHowTo
How to run and develop tests for the Datamaster Run Tests with pytest The folder modules/ftm/tests has a Makefile. The important targets are: all, remote, prepar...
r2 - 29 Feb 2024 - 09:22 by MartinSkorsky
TimingSystemDataMasterUnilac
Description of the features for the UNILAC Datamaster This describes the planned features for the UNILAC datamaster. The features were presented at the Workshop U...
r4 - 07 Feb 2024 - 13:17 by MartinSkorsky
TimingSystemDataMasterXMLFormat
The XML Format Used by the Data Master The DM uses an XML format to describe a schedule. Presently (09/2014), this format depends on implementation details. A (no...
NEW - 29 Sep 2014 - 11:54 by DietrichBeck
TimingSystemDeprecatedDocumentation
Deprecated Documents This is just a unrevised collection of outdated or deprecated documents. * Feature List for a Timing Receiver Node at GSI/FAIR (09/2014)...
NEW - 20 Nov 2018 - 07:27 by DietrichBeck
TimingSystemDeprecatedHowTo
Deprecated HOW TOs This is just a unrevised collection of outdated or deprecated HOW TOs. Timing Receivers * Building and Installation * HOW TO: Instal...
r6 - 14 Jan 2022 - 14:16 by DietrichBeck
TimingSystemDiagnostics
Reading the DM status To get an overview on whats running on a DM, you can get the basic status by issuing root@tsl017 ~ # dm cmd dev/wbm0 or root@tsl017 ~ # dm...
NEW - 17 Feb 2021 - 15:29 by MathiasKreider
TimingSystemDocumentRep20180131
Etherbone Performance Measurements Introduction Access to Wishbone (WB) slaves in the FPGA from the host system is a prominent use case for the accelerator contr...
r9 - 15 Jan 2019 - 12:46 by DietrichBeck
TimingSystemDocumentRep20180904
SCU Kernel Task Switching Latency Introduction The hardware group (thx to Stefan!) has investigated task switchting / preemption on the SCU kernel with RT patch ...
r6 - 27 Sep 2018 - 14:40 by DietrichBeck
TimingSystemDocumentRep20190221
Pseudo SRAM Access from lm32 Introduction The W968D6DA provides 256Mbit (32MByte) of Pseudo SRAM (datasheet). It provides 32 bit address width and 16 data lines....
r3 - 21 Feb 2019 - 10:46 by DietrichBeck
TimingSystemDocumentRep20190911
WR ZEN aka SSK Introduction The timing team (TOS) operates a couple of distinct White Rabbit networks. The most important one is a network called production, tha...
r8 - 20 Sep 2019 - 12:42 by DietrichBeck
TimingSystemDocumentRep20191010
Report: Latency and Loss of Timing Messages in the Timing System Introduction Starting in October 2019 the ECA Tap module was added to the gateware of a few dedi...
r8 - 27 Dec 2019 - 11:46 by DietrichBeck
TimingSystemDocumentRep20210218
Saftlib Latency Measurements During the startup of the accelerator in February 2021, issues have been observed with the so called function generator (FG): Occasio...
NEW - 18 Feb 2021 - 09:25 by DietrichBeck
TimingSystemDocumentation
Documentation Some documentation is given here. This is not structured but just a collection of various things. * Documents * HOW TOs * Releases * Cur...
r5 - 18 Nov 2018 - 07:09 by DietrichBeck
TimingSystemDocuments
Documents Table of Contents Technical Documents General Machine Timing System * Timing System @ GSI * Master (10/2019) * Network (04/2015) ...
r147 - 28 Mar 2024 - 11:35 by DietrichBeck
Number of topics: 50
Page 1 of 4 Next >
See also the faster WebTopicList
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors. Ideas, requests, problems regarding Foswiki? Send feedback