You are here: Foswiki>Timing Web>TimingSystemDocumentation>TimingSystemDocuments>TimingSystemDocumentsGateFirmWare (30 Sep 2020, DietrichBeck)Edit Attach

Gateware and Firmware

Gateware and firmware are provided with releases.
  • Gateware: synthesized (V)HDL code
  • Firmware: compiled code for the lm32 soft-CPU embedded in the gateware

Wishbone Bus Topology

The following figure shows the topology of the Enigma release.

monster.png
Figure: Wishbone Bus Topology (see 'Attachments' for higher resolution). Shown are Wishbone crossbars (yellow ovals), masters (green diamonds) and slaves (gray rectangles). Arrows show Wishbone connections to slaves (black) and crossbar interconnects (red). MSI connections are shown in blue arrows.

I/O Connections

The following figures shows how I/Os are connected to various gateware components (~ Enigma release)

io-gates.jpg
Figure: I/O connections.

-- DietrichBeck - 30 Sep 2020
I Attachment Action SizeSorted ascending Date Who Comment
SCU_Layout2_landscape.jpgjpg SCU_Layout2_landscape.jpg manage 238 K 28 Nov 2013 - 13:50 DietrichBeck Data Master WB Layout
monster.pngpng monster.png manage 485 K 30 Sep 2020 - 09:44 DietrichBeck Wishbone Topology
io-gates.jpgjpg io-gates.jpg manage 537 K 30 Sep 2020 - 09:54 DietrichBeck IO connections
Edit  | Attach | Print version | History: r8 < r7 < r6 < r5 | Backlinks | View wiki text | Edit wiki text | More topic actions
Topic revision: r8 - 30 Sep 2020, DietrichBeck
This site is powered by FoswikiCopyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Foswiki? Send feedback