You are here:
Foswiki
>
Timing Web
>
TimingSystemAcronyms
(19 Sep 2016, MichaelReese)
Edit
Attach
Acronyms
These acronyms are focused on the timing system, but may contain other acronyms of the accelerator complex as well.
Unclear Acronyms
acronyms to be clarified are marked
bold
.
GMT, General Machine Timing system (GMT is also known as Greenwich Mean Time)
FEC, Forward Error Correction or Front-End Controller
CS, the accelerator Control System (do we have a name for this?)
Acronyms
Unclear Acronyms
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
A
ACCNET: ACCelerator NETwork, technical accelerator network
ACU: Adaptive Control Unit, modular FPGA based control unit, special type of [TimingSystemAcronyms#F][FEC]]
B
BEP, Bit Error Probability, term used within
FEC
BER, Bit Error Ratio, term used within
FEC
BMC, Best Master Clock, term used by
PTP
BuTiS, Bunchphase-Time Synchronization System, distributed highly precise clock
C
C1/2, Corrected sine signal 1 and 2, term used by
BuTiS
CS
, Control System
D
DDS, Direct Digital Synthesizer, frequency synthesizer, used for re-synthesis of
BuTiS
T0 clock
E
EPU, Event Processing Unit, digests event sequences from
LSA
, and converts them into an event stream
F
FEC
, Front End Controller
FECo
, Forward Error Correction
FEP, Frame Error Protection, term used by
FEC
FESA,
Front-End Software Architecture
, device model framework and driver package
G
GigE,
Gigabit Ethernet
.
GMT
, General Machine Timing system. Based on
WR
.
GPS,
Global Positioning System
H
I
J
K
L
LSA, LHC Software Architecture, settings management framework. It uses the
TM
LS1/LP0, Local reference signals S1/P0, term used by
BuTiS
M
MCS, Master Cycle Sequencer, coordinates beams and cycles throughout the accelerators
N
O
P
P0, Pulse signal 0 (100kHz), term used by
BuTiS
PTP,
Precision Timing Protocol
, high precision time protocol for synchronization within
RTE
Q
R
RTE, Real-Time Ethernet
S
S1/2, Sine signal 1 (10MHz) and 2 (200MHz), term used by
BuTiS
SCA, Scalable Control Unit, standard controller at FAIR
SDB,
Self Describing Bus
SyncE,
Synchronous Ethernet
T
T0, Time 0, corrected clock identifier (originally
P0
, term used by
BuTiS
TM, Timing Master, used by
LSA
to creates sequence programs for
EPU
TR, Timing Receiver
U
UTC,
Coordinated Universal Time
V
W
WR,
White Rabbit
X
Y
Z
--
DietrichBeck
- 01 Mar 2011
E
dit
|
A
ttach
|
P
rint version
|
H
istory
: r9
<
r8
<
r7
<
r6
|
B
acklinks
|
V
iew wiki text
|
Edit
w
iki text
|
M
ore topic actions
Topic revision: r9 - 19 Sep 2016, MichaelReese
Timing
Log In
Toolbox
Create New Topic
Index
Search
Changes
Notifications
RSS Feed
Statistics
Preferences
Webs
Accnomen
Applications
BunchBucket
FAIR
FESA
Frontend
Hardware
IC
IN
Machines
Main
Sandbox
Service
System
Timing
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Foswiki?
Send feedback