Fallout Release

Previous releases are Asterisk, Balloon, Cherry, Doomsday and Enigma

New features and bug-fixes in Fallout Release

  • 2020-Aug-31: [v6.0.0-alpha-rc1] alpha release candidate RC1
    • critical stability fixes and improvements
    • upgraded to new White Rabbit PTP Core v4.2
    • upgraded White Rabbit Switches to v6
    • new USB driver
    • saftlib via USB (see documentation on concurrent use of saftlib and Etherbone for USB)
    • timing constraints and closures fixed
    • LLDP for nodes
    • PEXP support
    • SCU4 support
    • OHWR merged -> "back on track"
    • EBM fix for latest general-cores (critical)
    • ECA-Tap for all form factors
    • LM32-Timer
  • 2020-Oct-01: [v6.0.0] release
    • minor stability fixes and improvements
    • dm-unipz ('SIS Anforderung') supports UNILAC beam preparation 'CMD_UNI_BPREP'
    • wr-unipz ('Pulszentrale') supports UNILAC service event 'EVT_UNLOCK_ALVAREZ'
    • WB-crossbar type attributes (Michael's patch)

Readme

Developers should read this.

Known Issues of Fallout Release

  • 2020-Sep-28: 32bit Raspbian - Timing Receiver connected via USB
    • saftlib works
    • Etherbone works
    • concurrent use of Etherbone and saftlib fails
    • this issue is not present for 64bit systems and other host system buses

Wishlist for Upcoming Minor Releases

Release Compatibility Matrix

Release Name Date Release Version Gateware PXE config Timing RTE Etherbone Saftlib Ramdisk Type GIT hash
Fallout RC1 2020-Aug-31 6.0.0-rc1 6.0.0-rc1, link 'scuxl.fallout' timing-rte-tg-fallout-v6.0.0-alpha-rc1 2.1.1 2.2.2 2020-06-17 alpha release candidate e96bae2
Fallout 2020-Oct-01 6.0.0 6.0.0, link 'scuxl.fallout' timing-rte-tg-fallout-v6.0.0 2.1.1 2.2.4 2020-06-17 release ae8138f
Table: Version matrix. Color coded are entries require flashing (gateware) or changing symbolic links (PXE config, Timing RTE). Listed are current (green) and old (red) releases.

Just in Case: Nightly builds for Fallout gateware/firmware/software are available here.

Please consult the instructions for flashing.

Setting up Timing Receiver Nodes

Follow these steps

1. Gateware Image
  • please download gateware images 'rpd' by following the link in the table above
  • downloaded images must be written to a flash chip on each individual timiming receiver hardware; see here for flash instructions.

2. Ramdisk (ACO environment only)
  • make sure the host system is (via PXE) booting the ramdisk specified in the table above
  • information on the PXE boot process is described here
  • typically, you just need to create a symlink < HOSTNAME > -> < PXE-CONFIG >

3. Timing Runtime (RTE, ACO environment)
  • use the RTE configuration specified in the table above
  • information on nfs-init is described here
  • typically, you just need to create a symlink 20_timing-rte -> ../global/timing-rte-tg-fallout-v< VERSION >
  • other OS: follow the directions given in this how-to

4. Socat
  • socat has been disabeld
  • if you need socat
    • create a symlink 90_timing-socat -> ../global/timing-rte-tg-socat
    • reboot
    • the use of socat is forbidden in the production environment

Checking Timing Receiver Nodes

Command Line

Follow these steps

1. Gateware Image Version
[ruth@scuxl0815 ~]# eb-mon -a dev/wbm0
fallout-v6.0.0

2. Ramdisk Version
[ruth@scuxl0815 ~]# cat /etc/os-release
GSI embedded release 7 (build 2020-06-17)

3. Timing Runtime Version
[ruth@scuxl0815 ~]# cat /etc/timing-rte_version
6.0.0

4. Timing Runtime Buildinfo
[ruth@scuxl0815 ~]# cat /etc/timing-rte_buildinfo
GSI Timing RTE 01-10-2020_10-52-36  
Compiled by ahahn using ./build-rte.sh on asl743.acc.gsi.de - Linux  3.10.0-1127.10.1.el7.x86_64 
CI_CD Project 
 - https://github.com/GSI-CS-CO/ci_cd.git 
 -  master*@d3aa692 
BEL_PROJECTS 
 - https://github.com/GSI-CS-CO/bel_projects.git 
 - fallout-v6.0.0@ae8138f 
Last Commits in repo: 
ae8138f Merge pull request #255 from GSI-CS-CO/fallout_pmc_tc_patch 
811a025 pmc: changed seed 
484be79 arria5.sdc: pmc update 
b8af098 Merge pull request #253 from GSI-CS-CO/dmunipz_dietrich_2020-sep-21 
da315bc Merge remote-tracking branch 'origin/fallout' into dmunipz_dietrich_2020-sep-21 

Trouble? Follow the steps given here

Graylog

Use search string source:scuxl0815 AND message:trinfo. This yields diagnostic info generated at host system boot time.

1. FPGA Info 'Build type' shall match the compatibility matrix.

scuxl0815 timing: trinfo FPGA: FPGA model : Arria II GX (ep2agx125ef29c5) ; Platform : scu3 +comexpress ; Build type : fallout-v6.0.0 ; uptime [h] 0000000000.02
                                                                                                                                ^^^^^

2. White Rabbit Network Interface The MAC might is useful for registering your TR (in case you have not yet done so).

scuxl0815 timing: trinfo WR NIC: MAC: 00267b00ce42 ; IP: 192.168.47.11 ; Ethernet: LINK_UP ; WR-PTP: TRACKING

3. Timing RTE and Ramdisk 'RTE' and 'ramdisk build' shall match the compatibility matrix.

scuxl0815 timing: trinfo RTE: 6.0.0 @ramdisk: GSI embedded release 7 (build 2020-06-17)
                              ^^^^^                                         ^^^^^^^^^^

Supported Hardware

Form Factor Carrier WR add-on Commissioning Remark
standalone EXPLODER5A WREX1/WREX2A EXPLODER5ADB2 click
PCIe PEXARIA5XX WREX1 PEXARIA5DBYY click "fixed" PEXARIA5 boards are compatible
SCU2 SCU2 WREX1 (MIL)  
SCU3 SCU3 on-board (MIL)  
SCU4 SCU4 on-board    
VME VETAR2A WREX1 VETAR1DB2A click  
AMC tr-amc on-board N/A click
PMC tr-pmc on-board N/A click
PCIe PexP on-board N/A click
Table: Supported hardware.

Further Reading

Bitstream Types

Types of Bitstream Platform Description How to Flash or Program
rpd Altera Raw Programming Data File. This file contains the TR Gateware. It's used to write the gateware into the flash memory of the TR. It is persistent eb-flash
sof Altera SRAM Object File. This file contains the TR Gateware. It's used to write to program the FPGA. It is not persistent Quartus Programmer
jic Altera JTAG Indirect Configuration File. This file contains the TR Gateware. It's used to program the FPGA. It is not persistent Quartus Programmer
jed Xilinx This file contains the special Gateware for the CPLD on the TR. It is persistent Xilinx Programmer

Data Master

Sources for Data Master images and software are part of the GIT repository in dedicated branches.

Getting the sources code of the Enigma Release from our GIT Repository

If you want to check the source code this Release is in the branch 'enigma' in bel_projects.

git clone git@github.com:GSI-CS-CO/bel_projects.git  // try 'git clone https://github.com/GSI-CS-CO/bel_projects' if not using public/private key authentification
cd bel_projects
git checkout fallout
make

More Features

Feature Exists/Status Included 6.1.N (later) PostponedSorted ascending
new WR 4.2 Exists X    
new WRS 6.0 Beta X    
new USB driver Exists X    
saftlib via USB Exists X    
dm-unilac (update and fixes) Pending   X  
wr-unilac (update and fixes) Pending   X  
update MASP emmitter (wr->mil, dm-unilac, ...)     X  
802.1x to be done   X  
LLDP (node) Exists X    
LLDP (WRS, tsl001, ...)     X  
timing groups for internal usage available     X  
timing event number of internal usage available     X  
pexp make target Exists X    
scu4 make target Exists X    
OHWR merge -> "get back on track" Mostly done X    
EBM fix for latest general-cores (critical) Needs development X    
ECA-Tap for ALL Exists X    
LM32-Timer (UBOS) Exists X X  
Crossbar type attributes (Michael's Patch) Exists X    
new PCIe driver Unkown     X
include JAM/EE kernel driver patches (new PCIe driver) Unkown     X
bursts (for LOBI) Waiting for feedback     X
regain FPGA ram Needs development     X
timing constraints and closures Arria2 SDC problem X (Arria5 + Arria10)   X
clocking scheme cleanup Needs development     X
'UTC issue' UTC offset via WR Unkown, WR 4.3?     X
dm-unilac (generator integration)       X
concept "how to deploy and release custom lm32 firmware" (bursts, ...) Needs development     X
AXGE-1254-0531/AXGE-1254-0531 calibration fixed delays values and alpha parameters Needs development     X
Crossbar redesign (seconds dev bar) Under test (TC)     X
Saft-Feet Exists     X
Table: Features, status and timeline. Experimental features are marked by round brackets.

More Information

  • building and deployment the Timing Run-Time Environment, see here
  • building and deployment of software and drivers for various types of linux boxes (including SCU), see here and here
  • flashing timing receivers with new images (including SCU), see here
  • some hints for FECs, see here

-- DietrichBeck, AlexanderHahn - 1 October 2020
Topic revision: r30 - 01 Oct 2020, DietrichBeck
This site is powered by FoswikiCopyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding Foswiki? Send feedback